ABSTRACT
INTRODUCTION
MOSFETS are scaled down to achieve higher packing density, higher on current etc. However, the subthreshold swing can not be scaled. As a result, it becomes difficult to turn off the device and reduces the noise margin. As such, it becomes more vulnerable to noise [1] . At the same time, in order to maintain a high on current with reduced off state leakage, a reduction of subthreshold swing is necessary and has become one of the most important technological issues. MOSFETS are based on drift and diffusion mode of carrier transport where subthreshold swing depends on thermal voltage and at the least it can be  60 mV dec . Therefore one needs to design a device which uses other mode of carrier transport so that a lower subthreshold can be achieved. The other modes are based on impact ionization [2] and interband tunneling [3] . Sub 60mV/decade value of subthreshold swing is possible for these two modes of carrier transport [4] . The impact ionization MOSFET appeared to be very promising due to its near ideal switching characteristics [5] . But problems like threshold voltage shift caused by hot carrier injection, non-rail to rail voltage swings, and high operating voltage requirements will arise in Impact ionization MOSFETS [6] . However, devices based on these mechanisms fail to meet the ITRS requirements [7] . This paper presents a Tunnel FET which is based on interband tunneling [8] . Tunneling current is a quantum mechanical effect that shows exponential dependence on tunnel width. The on current in case of silicon tunnel FET is 10 μA/μm, which is two orders of magnitude lower than the ITRS requirement [9] . It can be stated that lowering the tunneling gap can be a way to overcome the on current limitation [10] .
In order to meet the ITRS requirement, it has been proposed to use double gate technology in conjunction with hetero gate dielectric. The double gate tunnel FET is based on band-toband tunneling.
In this paper we have derived the drain current on the basis of Poisson's equation and Kane's generation rate model. As such no model has been derived for threshold voltage of tunnel FET. Threshold voltage is one of the most important electrical parameter of tunnel FET [11] . It is already established that unlike MOSFET, there are two threshold voltages for tunnel FET i.e. gate threshold voltage and drain threshold voltage [11] . In MOSFETs, the threshold voltage is defined at the onset of strong inversion. But in Tunnel FETs, the definition of threshold voltage is completely different and threshold voltage is the voltage at which drain current changes from quasi exponential to linear. Moreover, the energy barrier narrowing in tunneling current is a complex functions of both gate and drain voltage. Gate threshold voltage and drain threshold voltages are analytically derived first time considering conductance change method.
DEVICE STRUCTURE AND OPTIMIZATION
The structure of the proposed device is as shown in figure 1. The basic structure is a p-i-n double gate device operating under reverse bias condition. It can operate both in n and p channel modes [3] . In p mode, GS F VV  and in n mode,
GS F
VV  , where F V is a reference voltage required to align the  P valence band and channel conduction band. In nchannel mode, tunneling occurs in the source side while in pchannel mode, tunneling occurs in the drain side. An electron inversion layer is created in the channel at the interface with the gate dielectric when a gate voltage greater F V is applied. Tunneling takes place from the source valence band to the conduction band in the inversion layer of the channel [12] . As mentioned, we have used heterogate dielectric. A low-K gate oxide at the drain side and high-K oxide at the tunneling junction are used. To reduce the ambipolar current at the drain side, low-K gate oxide is used. Figures 2 and 3 show the band diagram of the n-channel TFET in the ON and OFF states. In the OFF state, the potential barrier between the source and channel is so wide that no tunneling occurs even though a very small leakage current exists. In the on state, when the gate voltage exceeds the threshold voltage the potential barrier between the source and channel becomes narrower and a significant tunneling current flows [13] . . In a conventional TFET, as the thickness of the oxide layer is decreased, the tunneling current from gate starts flowing. This not only adversely affects the device performance but also increases the standby power of a VLSI chip. To decrease the effective oxide thickness (EOT) at the tunnel junction, high-K gate oxide is used so that the gate leakage, i.e. the gate tunneling current is reduced [14] . N + polysilicon gate material is used as gate electrode with work function 4.5eV. The low-K gate oxide with relative permittivity 3.9 and high-K gate oxide with relative permittivity 25 are used here. In the source side, a low band gap material (germanium) is used to increase the tunneling probability as tunneling probability is a function of band gap g E [15] . The tunneling probability is calculated by WentzelKramers-Brillouin (WKB) method [15] . The bandgap of monocrystalline Ge is 0.66 eV and that of poly-Ge has a high density of defects with associated trap state energy level located ~ 0.1eV away from the valence-band edge, [16] , which would effectively lower the tunnel bandgap. To operate this device, source is grounded, 1.5 V is applied to the gates, and drain is connected to 0.7V. As the gate voltage increases above F V , the bands in the intrinsic region are pushed down in energy, narrowing the tunneling barrier and allowing tunneling current to flow.
ANALYTICAL MODELLING 3.1 Modeling for electric field and tunnel current
The analytical model for proposed device has been derived solving 2D Poisson's equation in the channel and source, and 1D Poisson's equation in the drain.
The analytical model for electric field, tunneling current, subthreshold swing, transconductance, output conductance, gate and drain threshold voltages are derived. The following assumptions are made while deriving the model for the proposed device. (1) is given by considering parabolic approximation of potential [18] , given by 
y E a x a x y  Net electric field is, 22 (10) xy E E E  Generation rate from Kane's model is given by [18] ,
where E is the magnitude of electric field and g E is the energy band gap. A and D are parameters which depend on the effective mass of valence and conduction band electrons determined from device dimensions and material parameters [19] .
The expression for the drain current per unit length is given by [18] ,
Where q is the electronic charge, and dv is an elementary volume in the device and drain current is obtained by numerical integration.
Subthreshold swing
The subthreshold swing (SS) of a device is defined as the change in gate to source voltage required to be applied in order to change the drain current by one decade. Using (12) 
Result and Discussions
In view of the present scaling trend, the analytical model is tested on 20 nm gate length, 15 nm channel length, body layer thickness 25 5 10  and, 16 3 10 cm  , respectively. The channel is intrinsic for enhancing electron mobility. The abrupt doping profile is used here. Simulation is done using Synopsys TCAD Tools based on non local band-to-band tunneling model [20] . Band gap narrowing is activated. Doping dependent high field saturation Canali mobility model is used. 
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IV characteristics of our device. Figure 6 shows the vs.
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IV characteristics for the proposed device. As observed, when the gate lengths are decreasing the on current of the proposed device is more. This shows that with decreasing gate length, gate has better control over tunneling junction. The subthreshold swing (SS) of the TFET, in general, is not limited to 60 mV/dec because the transport mechanism is completely different from conventional MOSFET. The actual value of SS in MOSFET is much higher than 60 mV/dec which results in increased off I and thus become a major concern for low standby power (LSTP) digital applications [21] . On the other hand, with reduced SS in TFET, the supply voltage may be further reduced, which leads to a reduced power consumption [22] . Our device is a heterogate dielectric to boost the on current and to achieve steeper subthreshold slope. Tunneling takes place from valence band of the P  source to the intrinsic channel conduction band [23] . The tunneling occurs due to the application of gate voltage which reduces tunneling gap and creates very high local electric field. The current is governed by tunneling even though the electrons from intrinsic region move toward drain by drift-diffusion mechanism.
Next, the analytical surface potential is compared with the simulated one as shown in figure 7 . It is very clear that there is an excellent agreement between the model and 2D simulated data throughout the entire channel region. This shows the approximation used for 2D effect in the model is acceptable. As shown in figure 8 , the simulation results show that the horizontal component of electric field x E has the maximum value at the tunneling junction. Likewise, the vertical component y E also has its highest magnitude near the tunneling junction ( figure 9 ). This means that the maximum total field is near the tunneling junction. The reason for the same can be attributed to the local band bending of energy band. When the total electric field is plotted along the vertical direction, the field is found maximum near the interface of silicon/dielectric, as shown in figure 10 . From this plot, it is observed that the gate has better control over these regions. Figures 8 -10 also show the plots of the analytical electric fields given by (8) and (9) . A near exact agreement between the model and simulated data has been found. figure 11 use the average of these two values of the subthreshold slope. As seen, the average SS for the proposed device is 53 mV/dec for 20 nm channel length. The small mismatch between the model and the simulated data shows the model suitability for a scaled device Next in figure 12 , the transconductance for different gate lengths is measured. Lesser the gate length better is the m g value. In general, a better capacitive coupling of the gate with the tunnel junction leads to higher m g when the device is scaled. However, the best m g is found at a channel length of 20 nm. Scaling benefits of devices with hetero gates can be found only upto a gate length to which the OFF state is not degraded by Zener breakdown [24] . Moreover, in order to avoid reliability problems, care should be taken for maximum electric field in the ON state [25] . Modeled data are matching with the simulated values. The ouput conductance is also determined from simulation and compared with the ananlytical model. There is a close match between the analytical and simulated values at different gate lengths, as shown in figure 13 .
The most common definition of the threshold voltage of a MOSFET assumes that 2
SF
 
at threshold ,i.e. when strong inversion reached. This definition is inadequate for double gate tunnel FETs where current is due to band-to-band tunneling. In case of thin film, double gate MOSFETs also, the threshold voltage is defined considering transconductance change method because of the reason that in this case current appears following a weak inversion mechanism [26] . In TC method, the threshold voltage is the gate voltage where the derivative of transconductance reaches a maximum. The maximum of the . Figure 15 shows the drain threshold voltage is around 0.42 V. Comparison of modeled data and simulated gate and drain threshold voltages are observed in figure 16 and there is a small mismatch. This is due to the fact that while deriving the model for 
CONCLUSION
A hetero gate dielectric double gate tunnel FET with low band gap source material has 53mV/dec subthreshold swing, on current in the range of mA, and better immunity to short channel effects. Analytical models for electric fields, drain current, sub threshold swing, transconductance, output conductance, gate and drain threshold voltages are also derived. The model results found to agree well with the 2D simulated results. Thus, the approximations used to arrive at manageable analytical expressions are quite acceptable.
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